Back to Homework...
Postscript Version
Fall 1997 Dr. Havlicek
Design a 4-bit 3-point median filter in hardware.
Design the circuit so that the MEDIAN output is valid and DAV 
is asserted during the next clock cycle after each new input arrives.
Use these devices:
NOTE: This design does NOT require a control unit.
